

Budapest University of Technology and Economics Faculty of Electrical Engineering and Informatics

Verification Laboratory

Functional verification in practice

Dr. Lázár Jani, Dr. Péter Horváth Department of Electron Devices, 2022

DESIGN UNDER VERIFICATION

Requirements

"Customer" provided the following list of requirements

- 1. Low-active asynchronous reset signal
- 2. 50 MHz clock frequency
- 3. UART transmission
 - a) Data coded by the switches shall be transmitted on a press of a button
 - b) UART frame shall be 801, baud rate 115.2 kbps
 - c) The input shall be debounced: half period < 450 us, bouncing delay < 2 ms
- 4. UART reception
 - a) UART frame shall be 801, baud rate 115.2 kbps
 - Display shall be updated only if the unsigned value of the received data's upper 3 bits is larger than the lower
 5 bits' value
 - c) Display shall be dimmed on parity error



RTL model in more detail

Req 1.: Low-active asynchronous reset signal



RTL model in more detail



RTL model in more detail



Starting QuestaSim

- OpenSUSE Tumbleweed
- Open a terminal (Ctrl+Alt+t)
 - Type the following command: /eda/run_centos
- Download the source codes and save it here: /home/x11Docker/
- Extract the archive
- Create a new project in QuestaSim
- Add existing source files to the project

FIRST TESTBENCH

"Hand crafted" stimuli

- Hand crafted testbench
 - Stimuli implemented manually
 - Checks were implemented for a specific stimuli
- Lots of copy and paste code
 - Software developer instinct suggest something is wrong

```
-- send 0x2D
rx <= '0'; wait for 8.67 us; -- start bit
rx <= '1'; wait for 8.67 us; -- bit 0
rx <= '0'; wait for 8.67 us; -- bit 1
rx <= '1'; wait for 8.67 us; -- bit 2
rx <= '1'; wait for 8.67 us; -- bit 3
rx <= '0'; wait for 8.67 us; -- bit 4
rx <= '1'; wait for 8.67 us; -- bit 5
rx <= '0'; wait for 8.67 us; -- bit 6
rx <= '0'; wait for 8.67 us; -- bit 7
rx <= '1'; wait for 8.67 us; -- parity bit
rx <= '1'; wait for 8.67 us; -- stop bit</pre>
```

"Hand crafted" stimuli

- Interpreting the output data may be difficult
 - Are the seven segment display signal values correct?
 - Are the received UART frame correct (e.g. parity bit)?

```
if tx /= '0' then report "Check # 2: TX LSB ERROR";
else report "Check # 2: TX LSB OK"; end if; -- LSB
wait for 8.67 us;
if tx /= '1' then report "Check # 2: TX 2nd bit ERROR";
else report "Check # 2: TX 2nd bit OK"; end if;
wait for 8.67 us;
if tx /= '0' then report "Check # 2: TX 3rd bit ERROR";
else report "Check # 2: TX 3rd bit OK"; end if;
wait for 8.67 us;
if tx /= '1' then report "Check # 2: TX 4th bit ERROR";
else report "Check # 2: TX 4th bit OK"; end if;
wait for 8.67 us;
if tx /= '0' then report "Check # 2: TX 5th bit ERROR";
else report "Check # 2: TX 5th bit OK"; end if;
wait for 8.67 us;
if tx /= '1' then report "Check # 2: TX 6th bit ERROR";
else report "Check # 2: TX 6th bit OK"; end if;
wait for 8.67 us;
if tx /= '1' then report "Check # 2: TX 7th bit ERROR";
else report "Check # 2: TX 7th bit OK"; end if;
wait for 8.67 us;
if tx /= '1' then report "Check # 2: TX MSB ERROR";
else report "Check # 2: TX MSB OK"; end if; -- MSB
```

IMPROVING THE TESTBENCH

Improving the verification environment

- Using the knowledge from 'Systematic Functional Verification' lecture
- Implement reusable verification components
 - UART frame generator and decoder
 - Seven segment display decoder
 - Bouncing button behavior model
- Update the testbench to use the reusable components



UART frame generator and decoder

- Generator requirements to improve reusability
 - Variable number of data bits
 - Odd/even or no parity bit
 - Length of stop bit (not implemented)
 - Configurable baud delay
 - Error injection
- Decoder requirements
 - Variable number of data bits
 - Odd/even or no parity bit
 - Configurable baud delay

Seven segment display decoder

- Decode the display's input
 - '0' means the segment is enabled
 - HEX characters only

```
function seven_segment_decoder(
    data: std_logic_vector(7 downto 0))
    return std_logic_vector is
    variable result: std_logic_vector(3 downto 0);
    begin
```

```
case data is
 when B"11000000" => result := X"0";
 when B"11111001" => result := X"1";
 when B"10100100" => result := X"2";
 when B"10110000" => result := X"3";
 when B"10011001" => result := X"4":
 when B"10010010" => result := X"5";
 when B"10000010" => result := X"6";
 when B"11111000" => result := X"7";
  when B"10000000" => result := X"8";
  when B"10010000" => result := X"9";
 when B"10001000" => result := X"A";
 when B"10000011" => result := X"B";
 when B"11000110" => result := X"C";
 when B"10100001" => result := X"D";
 when B"10000110" => result := X"E";
 when B"10001110" => result := X"F";
 when others => result := (others => 'X');
end case;
```

return result; end function;

Bouncing button behavior model

- Configurable timing
 - Period length
 - Number of bouncing

```
procedure bouncing_button(
    period: in time;
    number: in positive;
    signal button: out std_logic
) is

begin
    for i in 0 to number-1 loop
       button <= not button;
       wait for period;
    end loop;
end procedure;</pre>
```

SIMULATION WITH CODE COVERAGE

Compile the source code

- Compile settings needs to be modified to enable coverage data collection
 - Select the design source files (everything but the testbench and verification package)
 - Right click -> Compile -> Compile properties, Coverage tab

 Project Compiler Settings 	×										
General VHDL Coverage	< >										
Source code coverage (+cover)											
✓ Enable Statement Coverage (s)											
☑ Enable Branch Coverage (b)											
Enable Condition Coverage (c)											
Enable Expression Coverage (e)											
Toggle coverage (+cover)											
C Enable 0/1 Toggle Coverage (t)											
 Enable 0/1/Z Toggle Coverage (x) 											
 Disable Toggle Coverage 											
Optimization level (-coveropt)											
 Optimization level 1 											
 Optimization level 2 											
 Optimization level 3 											
Optimization level 4											
Other coverage											
 Enable Finite State Machine Coverage (+cover f) 											
Enable code coverage in cells (-covercells)											
Ignore case statement default choice (-coverexcludedefault)											
□ Ignore Focused Expression/Condition Coverage (-nocoverfec)											
Disable Short Circuit Elaboration (-nocovershort)											
OK Cai	ncel										

Starting the simulation

- Start simulation
 - Select the testbench as before
 - On Others tab, coverage collection also should be enabled

▼ Start Simulation										
Design VHDL Verilog Libr	raries SDF	Others	< »							
Generics/Parameters										
Name Val	ue	Override	Add							
			Modify							
<u>E</u>]		12	Delete							
Coverage		Assertions								
Enable code coverage		Disable PSL								
WLF File	rowse	Disable SVA Enable assertion counts Enable assertion debug Assert File								
Set SystemC-2.2 Mode			Browse							
Enable SystemC-2.2 Mode(-	sc22)									
-0-In Functional Verification										
Enable 0-In CheckerWare										
Options										
Other Vsim Options										
		ОК	Cancel							

Starting the simulation

- After starting the simulation, the window should look similar to this
 - There are some new tabs dedicated to code coverage analysis

•										Questa	Sim-64 2021.4					- + ×
<u>File Edit View Compile</u>	<u>S</u> imulate A <u>d</u> d	Files Tools Layou	ut Boo <u>k</u> marks	Window	<u>H</u> elp											
🖹 - 🚅 🖶 🛸 🍈 į 🤌	(🖻 🎕 🔬 (2 O - M 🗄	Help	2	1 🖉	😰 🕮 🚑 🕱	6 j 2 ·	1 🖛 🕫) II (5 ms	🔹 11 11 14 🕺 🕸	🔉 🚹 🖺 🖑) 🕇 🍽 🕇 🗄	🏗 - 🏤 - 🏦	$\stackrel{\hbox{\scriptsize th}}{=} \pm \mp$ Threshold 100 $\stackrel{\hbox{\scriptsize th}}{=}$ $\stackrel{\hbox{\scriptsize th}}{=} \ll \begin{array}{c} 2 \\ \chi \end{array} \gg$	
Layout coverage	Colur	nnLayout Allcolum	າກສ		•	-	- 🚳 - 🚳									
📓 Files :	_			»					-	H ar X	Coverage Details =		S Code Coverage	Analysis		+ d' ×
▼ Name	Specified path	Full path Type	Stmt Count	Stmt Hits	Stmt %	Stmt Graph	Branch Coun	t Branch H	lits Brai	nch %			Statements - by file (/home/lab/trainin	g/lab3/sources/debouncer.vhd)	Statement 🖌 🗙 🗉
H estec_lab_top.vhd H standard.vhd	/home/lab/train. /home/lab/men.	/home/la vhdl /home/la vhdl	17	r () ().	00		16	0	0.00			H debouncer.v X _S 29 X _S 30	<pre>/hd signal_in_d < signal in dd</pre>	= '0'; <= '0';	
H estec_vernication H uart_transmitter.vh H 1076-2code.vhd	/nome/lab/train. /home/lab/train. /home/lab/men.	/home/la vhdi /home/la vhdi /home/la vhdi	38	3 () 0.	00		26	0	0.00			Xs 31 Xs 33	<pre>signal_in_ddd signal_in_d <</pre>	i <= '0'; = signal_in;	
H textio.vhd H sctb_estec_lab_to H debouncer.vhd	/home/lab/men. /home/lab/train. /home/lab/train.	/home/la vhdl /home/la vhdl /home/la vhdl	12	2 () ().	00		11	0	0.00			Xs 34 Xs 35 Xs 38	signal_in_dd signal_in_eve	<= signal_in_d; l <= signal_in_dd; nt <= signal_in_dd xor signal_in_ddd;	
mti_numeric_std.v	/home/lab/men.	/home/la vhdl		. ,		00			0	0.00			X ₈ 43	counter <= 0;		
H] uart_receiver.vnd H] seven_segment_e H] stdlogic.vhd	/nome/lab/train. /home/lab/train. /home/lab/men.	/home/la vhdi /home/la vhdi /home/la vhdi	18	3 (0 0. 0 0.	00		41 17	0	0.00			Xs 46 Xs 48 Xs 56	<pre>counter <= 0; counter <= co signal out <=</pre>	unter + 1;	
													Xs 59	signal_out <=	signal_in_ddd,	
				_				_								
Library × 🖺 Files × 🚺	Instance × 🕅	Project 🗙 🛺 sim :	×							4 ک			S Analysis \times Δ	Assertions ×	Cover Directives 🛛 🔀 Covergroups 🛛 📰 Wave 🛛	4 >
A Transcript																+ o* ×
<pre># ** Note: (vsin=12125) Error and varning message counts have been reset to '0' because of 'restr'. ** Varning (vsin=881) All optimizations are disable because the -noropy option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on preserving Object Visibility with voptnovopt option is now deprecated and will be removed in future releases.</pre>																
VSIM 5>																7
			Project : la	ab3 Now: 0	ps Delt	a: 0	sim	/:sctb_estec	lab_top							1

Running the simulation

- Load the wave.do as before to add signals to the waveform
 - File -> Load -> Macro File, select wave.do
- Run the simulation for 5 ms!



Evaluating the result

- Check the coverage information in the Files tab
 - By selecting one file, we can examine the coverage in detail in the Analysis tab

-	Questa Sim-64 2021.4	- + ×
<u>File Edit Vie</u>	w Compile Simulate Add Coverage Analysis Tgols Layout Bookmarks Window Help	
🛛 🖬 🕶 🖼		
Layout Cove	rage 🗸 ColumnLayout AllCoverage 🔽 号・雪音・雪 X+ X 勘 省 医 雪 雪 目目 動 土 上 ビゴ とえ デゴ ジー・モーチー Search: 🔽 🖉 (商義 参 号 号 名・雪音 な	
S Code Cover	and the second sec	- d ×
Statements - by	Instance (scb_gestec_lab_lop1_DUV1_UAR1_RECEIVER)	
uart_re	derver von	Π
1	42 rx_dff1 <= '1';	
· · ·	46 rx dfl <= rx dfl0;	
1	47 rx dft2 <= rx dft1;	
	50 rx falling <= rx dft2 and not rx dft1; 56 state ≤= idle:	
~	5) new frame received <= '0';	
1	58 frame_out <= (others => '0');	
	59 bit pointer <= 0;	
1	of ready butter <= () (bers > '0');	
1	62 received parity <= '0';	
	$63 \operatorname{samp} = 1 < 0^{\circ}$	
	or sample_ <= '0';	
1	66 parity_error <= '0';	
1	70 new frame received <= '0';	
1	f_{1} party error $\langle \cdot \cdot \cdot \rangle$; f_{2} state $\langle \cdot \circ \rangle$ end start;	
1	79 delay_counter <= delay_counter + 1;	
1	81 delay_counter <= 0;	
	82 state <= get_data; 86 if delum compare = oli mulasa per band/1 then sample 1 <= rx dff2, end if.	
~	So if delay counter = 0 kp plase per band/ then simple 2 \leftarrow rx df2; end if;	
1	88 if delay_counter = (Prolk_pulses_per_baud)/3 then sample_3 <= rx_dff2; end if;	
	91 delay conter <= 0;	
1	<pre>Sp iprojunter(hritoner) <= (sample_1 our sample_1) or (sample_1 our sample_2) or (sample_2 our sample_2);</pre>	
1	97 bit pointer <= 0;	
V.	100 state <= get parity;	
As a	Jos delay counter < delay counter + ;	
1	112 if delay_counter = clk_pulses_per_baud/3 then sample_1 <= rx_dff2; end if;	
1	113 if delay counter = olk pulses per baud/2 then sample 2 <= rx dff2; end if;	
	114 li oclay_conter <= 0: 17 delay conter <= 0:	
1	Is received parity <= (sample_1 and sample_2) or (sample_3) or (sample_3);	
1	<pre>119 state <= check_parity;</pre>	
1	121 delay counter <= delay counter + 1; 125 oven parti us 10 ⁻¹ ;	
→	127 for i in 0 to data bits-1 loop	$\mathbf{\nabla}$
		<u>SI</u>
H Transcript >	🔇 Analysis X 🛦 Assentions X 🛦 CoverDirectives X 💰 Covergroups X 🗰 Wave X 🗰 Wave X 🗰 Ubray X 🔄 hiels X 🕼 instance X 🔛 Project X 🖓 sim X 💾 uart_receiver.vhd X 🗏 Huart_transmitter.vhd X	<>
	Project: labs Now: 5 ms Delta: 2 uart_receiver/xhd	//

Evaluating the result

- What parts of the design were not tested?
 - Open the files, code coverage information is next to the line number
- Is it possible to add more test case to achieve 100% coverage?
 - No, but why?
 - How could we still test those parts?
- We can still improve the coverage, check what functionality was not tested



Budapest University of Technology and Economics Faculty of Electrical Engineering and Informatics

End of topic

Key concepts

- Complex testbenches utilizes higher abstraction level implementation of the test environment
- Verification components can help improving the productivity
- Verification components can be re-used across projects
- Code coverage can help uncover untested parts of the design, but should not be used as sole metric of the verification process