



EuroNanoForum
2013



eu2013.ie

IRELAND'S PRESIDENCY OF THE COUNCIL OF THE EU

CMOS and Beyond: Future Device Technology.

Kelin J. Kuhn

Intel Fellow

Intel Corporation





EuroNanoForum
2013



eu2013.ie

IRELAND'S PRESIDENCY OF THE COUNCIL OF THE EU

Messages

- **It's NOT the End of the World**
- **Plenty of Room at the Bottom**
- **Many Creative New Options**



EuroNanoForum
2013




eu2013.ie

IRELAND'S PRESIDENCY OF THE COUNCIL OF THE EU

It's NOT the End of the World




The End of Scaling is Near?




© 2013 Jupiterimages Corp.




So? Where are we today?




The ENTIRE 22nm SRAM cell
is SMALLER
than was speculated
in mid-1980s
for the limit of the size
of the GATE alone!



WRONG
By ~10X even!







How Far Can We Go?





Production 22nm Tri-Gate Transistors ~400,000 atoms





Research Nanowire Transistors ~40,000 atoms





Research Physics: One Atom Transistors

“A single-atom transistor”


Nature Nanotechnology, Feb. 19, 2012

Martin Fuechsle, Jill A. Miwa, Suddhasatta Mahapatra, Hoon Ryu, Sunhee Lee, Oliver Warschkow, Lloyd C. L. Hollenberg, Gerhard Klimeck and Michelle Y. Simmons


“Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET”

Nature Physics, June 15 2008

G. P. Lansbergen, R. Rahman, C. J. Wellard, I. Woo, J. Caro, N. Collaert, S. Biesemans, G. Klimeck, L. C. L. Hollenberg and S. Rogge



$$400000 * (0.5)^N \sim 1$$
$$N = 18$$



**A quote from Richard Feynman
“There is Plenty of Room at the
Bottom”**




EuroNanoForum
2013




eu2013.ie


IRELAND'S PRESIDENCY OF THE COUNCIL OF THE EU

MANY Creative New Options






Nanorelay Architecture






CMOS Switch vs Relay Switch


CMOS




VG-ID NMOS and PMOS



NEMs




Liu IEDM 2010 / Nathanael IEDM 2009



Infinite SS
700 $\mu\text{A}/\mu\text{m}$ @1V
Note Hysteresis

NEMS: Scaling Relationships:






NEMS


BENEFITS

Nathanael, IEDM 2009




Ideal sub-threshold slope:
Very low I_{off}

CHALLENGES




Adhesion issues:
For nano-geometries





Spin-Torque Architecture




Spin-torque devices use the orientation of the spin of the electron to carry information




Spin Torque Architectures

BENEFITS




Improved area/gate and power vs CMOS

CHALLENGES





Degraded switching time and throughput vs CMOS





TFET (Tunneling Field-Effect Transistor)




Tunnel FETs operate by tunneling through the S/D barrier rather than diffusion over the barrier

Two required conditions:

- Thin enough barrier over a large enough area for effective (high current) tunneling.
- Sufficient density of states on both the transmission and receiving sides to provide energetic locations for the carriers.



TFET vs. MOSFET




At low switching energy, an InAs TFET is theoretically capable of providing more than 8x performance advantage over MOSFET




TFET

BENEFITS




Better sub-threshold slope:
Tunneling through the barrier

CHALLENGES



Requires offset bandedges:
Exotic heterostructures






Benefits

- 50% reduction in “plan view” density
- Vertical orientation may enable new circuit concepts
- Possibility for different N/P materials/orientations

Vertical Device Architectures






Benefits

- 50% reduction in “plan view” density
- Vertical orientation may enable new circuit concepts
- Possibility for different N/P materials/orientations

Challenges

- Lithography (may double the number of FE critical layers)
- Interlayer Contacts (diffusion-diffusion, gate-gate contacts)
- Thermal processing (top layer may need to be processed over existing bottom layer)
- Strain engineering (more challenging than single layer)

Vertical Device Architectures





EuroNanoForum
2013



eu2013.ie

IRELAND'S PRESIDENCY OF THE COUNCIL OF THE EU

Messages

- **It's NOT the End of the World**
- **Plenty of Room at the Bottom**
- **Many Creative New Options**

The background of the slide is a dense, repeating pattern of blue and red spheres. Each sphere has a gradient, appearing to glow from within, with a yellowish-white center that fades into blue and red towards the edges. The spheres are arranged in a somewhat regular, grid-like pattern, creating a textured, three-dimensional effect. In the center of the image, the text 'Q & A' is written in a large, white, sans-serif font. The ampersand is stylized with a small loop. The text is centered both horizontally and vertically.

Q & A