

CMOS and Beyond: Future Device Technology.

Kelin J. Kuhn Intel Fellow

Intel Corporation











Messages

- It's NOT the End of the World
- Plenty of Room at the Bottom
- Many Creative New Options





It's NOT the End of the World



The End of Scaling is Near?





So? Where are we today?



~300nm

~500nm

The ENTIRE 22nm SRAM cell is SMALLER than was speculated in mid-1980s for the limit of the size of the GATE alone!



WRONG By ~10X even!

6/18/13







Production 22nm Tri-Gate Transistors ~400,000 atoms





6/18/13

C. Auth, VLSI 2012



Research Nanowire Transistors ~40,000 atoms



K. Kuhn, IEDM 2012



Research Physics: One Atom Transistors

"A single-atom transistor"

Nature Nanotechnology, Feb. 19, 2012 Martin Fuechsle, Jill A. Miwa, Suddhasatta Mahapatra, Hoon Ryu, Sunhee Lee, Oliver Warschkow, Lloyd C. L. Hollenberg, Gerhard Klimeck and Michelle Y. Simmons

"Gate-induced quantum-confinement transition of a single dopant atom in a silicon FinFET"

Nature Physics, June 15 2008 G. P. Lansbergen, R. Rahman, C. J. Wellard, I. Woo, J. Caro, N. Collaert, S. Biesemans, G. Klimeck, L. C. L. Hollenberg and S. Rogge



400000 * (0.5)^N ~ 1 N= 18

A quote from Richard Feynman "There is Plenty of Room at the Bottom"

11





MANY Creative New Options













^{6/18/13} The attraction is infinite sub-threshold slope and zero loff ¹⁶











Spin-Torque Architecture



Spin-torque devices use the orientation of the spin of the electron to carry information



Courtesy: Sasikanth Manipatruni / Dmitri Nikonov





Spin Torque Architectures









TFET (Tunneling Field-Effect Transistor)



Tunnel FETs operate by tunneling through the S/D barrier rather than diffusion over the barrier

Two required conditions:

- Thin enough barrier over a large enough area for effective (high current) tunneling.
- Sufficient density of states on both the transmission and receiving sides to provide energetic locations for the carriers.

6/18/13 Courtesy: M. Luisier (Purdue), M. Luisier and G. Klimeck, EDL 2009, Uygar Avci, VLSI 2011





At low switching energy, an InAs TFET is theoretically capable of providing more than 8x performance advantage over MOSFET

U. Avci, VLSI 2011











Benefits

- 50% reduction in "plan view" density
- Vertical orientation may enable new circuit concepts
- Possibility for different N/P materials/orientations

Vertical Device Architectures







Benefits

- 50% reduction in "plan view" density
- Vertical orientation may enable new circuit concepts
- Possibility for different N/P materials/orientations

Challenges

- Lithography (may double the number of FE critical layers)
- Interlayer Contacts (diffusiondiffusion, gate-gate contacts)
- Thermal processing (top layer may need to be processed over existing bottom layer)
- Strain engineering (more challenging than single layer)

Vertical Device Architectures





Messages

- It's NOT the End of the World
- Plenty of Room at the Bottom
- Many Creative New Options

