# 90 nm and Beyond: Moore's Law and More 

## Josh Walden

Fab24 Plant Manager
Technology and Manufacturing Group

## Agenda

- Process Technology Evolution
- 90 nm Logic Process
- 90 nm Communication Process
- R \& D Beyond 90 nm

Intel, Itanium, Xeon, Pentium and NetBurst are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries.

## A New Process Every 2 Years

| Process Name | $\underline{P 856}$ | $\underline{P 858}$ | $\underline{P x 60}$ | $\underline{P 1262}$ | $\underline{P 1264}$ | $\underline{P 1266}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 $^{\text {st }}$ Production | 1997 | 1999 | 2001 | 2003 | 2005 | 2007 |
| Lithography | $0.25 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ | $0.13 \mu \mathrm{~m}$ | 90 nm | 65 nm | 45 nm |
| Gate Length | $0.20 \mu \mathrm{~m}$ | $0.13 \mu \mathrm{~m}$ | $<70 \mathrm{~nm}$ | $<50 \mathrm{~nm}$ | $<35 \mathrm{~nm}$ | $<25 \mathrm{~nm}$ |
| Wafer (mm) | 200 | 200 | $200 / 300$ | 300 | 300 | 300 |

- Intel has been introducing new technology generations on a faster 2 year interval since 1989
- We have technologies in Intel's R\&D laboratories that will drive this pace of innovation into the next decade


## Logic Technology Evolution

Each new technology generation provides:
$\sim 0.7 x$ minimum feature size scaling
~ 2.0x increase in transistor density
~ 1.5x faster transistor switching speed
Reduced chip power
Reduced chip cost

## $0.13 \mu \mathrm{~m}$ Process



In high volume production in multiple factories for $>2$ years Intel's most successful process ramp to date

## 90 nm Process

|  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Process Name | $\underline{P 856}$ | $\underline{P 858}$ | $\underline{P x 60}$ | $\underline{P 1262}$ | $\frac{P 1264}{}$ | $\frac{P 1266}{}$ |
| 1st Production | 1997 | 1999 | 2001 | 2003 | 2005 | 2007 |
| Lithography | $0.25 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ | $0.13 \mu$ | 90 nm | 55 nm | 45 nm |
| Gate Length | $0.20 \mu \mathrm{~m}$ | $0.13 \mu \mathrm{~m}$ | $<70 \mathrm{~nm}$ | $<50 \mathrm{~nm}$ | -35 nm | $<25 \mathrm{~nm}$ |
| Wafer (mm) | 200 | 200 | $200 / 300$ | 300 | 300 | 300 |

Now using nanometer ( nm ) instead of micron ( $\mu \mathrm{m}$ ) Microns are too big! $1 \mu \mathrm{~m}=1000 \mathrm{~nm}$

90 nm coming next!

## Key 90 nm Process Features

- High Speed, Low Power Transistors
- 1.2 nm gate oxide
- 50 nm gate length
- Strained silicon technology
- Faster, Denser Interconnects
- 7 copper layers
- New low-k dielectric
- Lower Chip Cost
- $1.0 \mu \mathrm{~m}^{2}$ SRAM memory cell size
- 300 mm wafers


## 90 nm Generation Transistor



50 nm transistor dimension is $\sim 2000 \mathrm{x}$ smaller than diameter of human hair

## Transistor Gate Length Scaling



Faster gate length scaling to maintain transistor performance lead

## Gate Oxide Scaling



10

Generation

## 90 nm Generation Gate Oxide



Gate oxide is less than 5 atomic layers thick

Intel
Developer
Forum Spring 2003

## Strained Silicon Transistors



Normal electron flow


Normal Silicon Lattice


Strained Silicon Lattice

## Strained Silicon Transistors

## Strained silicon benefits

- Strained silicon lattice increases electron and hole mobility
- Greater mobility results in 10-20\% increase in transistor drive current (higher performance)
- Both NMOS and PMOS transistors improved


## Strained silicon process

- Intel's strained silicon process is unique in the industry
- No detriments to short channel behavior or junction leakage
- Added process steps increase total process cost by only $\sim 2 \%$


## Transistor Performance



Highest drive current in the industry Reduced supply voltage for lower power

## 90 nm Generation Interconnects

## 7 layers of copper interconnect

- 1 more layer than $0.13 \mu \mathrm{~m}$ generation
- Extra layer provides cost effective improvement in logic density

New low-k dielectric introduced to reduce wirewire capacitance

- Carbon-doped oxide (CDO) dielectric reduces capacitance by $18 \%$ compared to SiOF dielectric used on $0.13 \mu \mathrm{~m}$
- Reduced capacitance speeds up intra-chip communication and reduces chip power


## 90 nm Generation Interconnects



Combination of copper + low-k dielectric now meeting performance and manufacturing goals

## $1.0 \mu \mathrm{~m}^{2}$ SRAM Cell

- Ultra-small SRAM cell used in 90 nm process packs six transistors in an area of $1.0 \mu \mathrm{~m}^{2}$
- Intel was first in the industry to reach this cell size milestone
- Small memory cell enables cost effective increase in CPU performance by adding more on-die cache memory



## SRAM Cell Size Trend



## 52 Mbit SRAM on 90 nm Process

10.1 mm
10.8 mm


330 million transistors on single chip
Highest capacity SRAM in the industry
Perfect chips made with all 52 Mbits working

## Same Process for Logic and SRAM

- Microprocessors use same transistors and interconnects for Logic and SRAM
- On-die SRAM cache transistor count increasing for improved performance
$0.18 \mu \mathrm{~m}$ Xeon® Processor 48M SRAM, 110M total
$0.18 \mu \mathrm{~m}$ Itanium® 2 Processor 144M SRAM, 220M total
$0.13 \mu \mathrm{~m}$ Itanium® 2 Processor 288M SRAM, $\sim 500 \mathrm{M}$ total
- 52 Mbit SRAM uses same process for 90 nm microprocessors


## Moore's Law Continues



## Additional Manufacturing Details

- The 90 nm technology is being developed at Intel's 300 mm fab (D1C) in Hillsboro, OR
- $75 \%$ of 300 mm process tools used on $0.13 \mu \mathrm{~m}$ process are also used on the 90 nm process
- The 90 nm process will be ramped to high volume in D1C and transferred to other 300 mm manufacturing fabs, starting in 2003
- The lead 90 nm product will be the processor codenamed Prescott, (next-generation processor based on NetBurst ${ }^{\text {TM }}$ micro-architecture) to be introduced in second half of 2003


## 90 nm Communication Process

- Intel has developed a feature-rich version of its 90 nm process optimized for communication products
- Intel is committed to delivering leading edge communication products in high volume
- The 90 nm communication process takes advantage of the performance and manufacturing capabilities of Intel's industryleading 90 nm logic technology, while adding specialized features for communication products


## 90 nm Communication Process

Features added for 90 nm communication process:

- High voltage RF analog CMOS transistors
- Precision capacitors and resistors for analog circuits
- High-Q inductors and varactors
- SiGe heterojunction bipolar transistors (HBTs)

Basic features shared with $90 \mathbf{n m}$ logic process:

- High performance, low power digital CMOS transistors using strained silicon technology
- 7 copper interconnect layers + new low-k dielectric
- $1.0 \mu \mathrm{~m}^{2}$ SRAM memory cell size
- 300 mm wafers


## Added Analog Circuit Elements

High voltage RF CMOS transistors

- Thicker gate oxide allows higher operating voltage which improves signal/noise ratio (dynamic range)
Precision capacitors and resistors
- Two extra masking steps to provide devices with precise control and matching
High-Q inductors
- Thick top copper layer along with high resistance substrate provides high-Q (quality factor) inductor

High-Q varactors

- Voltage-controlled capacitors provided by using standard device elements
intel


## SiGe HBT Transistors

- SiGe HBTs added for high bandwidth communication needs
- SiGe HBTs provide higher frequency, higher voltage swing and lower noise than CMOS transistors
- Added process steps do not impact digital CMOS performance


HBT Cross-section

## Additional Manufacturing Details

- Both communication and logic versions of the 90 nm process are being developed at Intel's 300 mm fab (D1C) in Hillsboro, OR
- The same 300 mm process tool set is used for both versions, with the exception of the added SiGe deposition tool for HBTs
- Use of the same tool set ensures low cost and ease of manufacturing
- Both versions will be ramped to high volume in D1C on 300 mm wafers starting in 2003


## Beyond 90 nm

| Process Name | $\underline{P 856}$ | $\underline{P 858}$ | $\underline{P 60}$ | $\underline{P 1262}$ | $\underline{P 1264}$ | $\underline{P 1266}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{\text {st }}$ Production | 1997 | 1999 | 2001 | 2003 | 2005 | 2007 |
| Lithography | $0.25 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ | $0.13 \mu \mathrm{~m}$ | 90 nm | 65 nm | 45 nm |
| Gate Length | $0.20 \mu \mathrm{~m}$ | $0.13 \mu \mathrm{~m}$ | $<70 \mathrm{~nm}$ | $<50 \mathrm{~nm}$ | $<35 \mathrm{~nm}$ | $<25 \mathrm{~nm}$ |
| Wafer (mm) | 200 | 200 | $200 / 300$ | 300 | 300 | 300 |

## Planar CMOS Transistor Scaling

## Experimental transistors for future process generations



65nm process 2005 production


45nm process 2007 production 32 nm process 2009 production


22nm process 2011 production Intel

## Lithography

Challenge: Implement cost effective way to print ever-smaller dimensions

One Approach: Shrink wavelength of exposure light

- 248 nm wavelength
- 193 nm wavelength
- 157 nm wavelength
- 13 nm (EUV) wavelength research
manufacturing
near-manufacturing
development


## Extreme Ultraviolet (EUV) Lithography

- EUV is optical lithography at 13nm wavelength.
- All reflective optical system; multilayer mirrors.
- EUV $\alpha$-tool in operation.



## EUV Reflective Mask Structure

13 nm EUV light


## Cross Section of a EUV Fabricated Mask



Excellent absorber patterning!

# New materials Extend Performance of 90nm Planar Transistors and Beyond 

Changes made

## Gate

Silicide added

Channel Strained silicon

Future
options

High-k
gate dielectric

New transistor structure

## Transistor

## High-k Gate Dielectric



High-k dielectrics provide higher capacitance and reduced leakage

## Experimental Tri-Gate Transistor



- Improved version of TeraHertz transistor
- Better performance
- Scalable to smaller sizes (low leakage)
- Possible intercept towards end of decade?


## Summary

- Intel's 90 nm logic technology incorporates these industry-leading features: high performance strained silicon transistors, 7 copper layers with low-k dielectric, $1.0 \mu \mathrm{~m}^{2}$ SRAM cell, and 300 mm wafers
- A feature-rich 90 nm communication process has been developed that includes the main features of the logic process while adding specialized analog device elements and SiGe HBT transistors
- Intel has the world's most advanced 90 nm process and will be first to ship 90 nm products in 2003
- We still have not found a device physics barrier to extending Moore's Law beyond 90 nm

